Introduction
As the device dimension scales down, nanowire device having a gate-all-around (GAA) structure has been widely investigated to suppress the short channel effect. Besides the device performance, the GAA structure with nanowire channel is also beneficial for the NAND flash memory operation. Electric field (E-field) applied on the nanowire and tunnel oxide interface is enhanced. Also, reduced E-field on the block oxide is resulted from the field concentration effect [1] , [2] .
On the other hand, bandgap engineered (BE) SONOS was developed for enhancing hole tunneling efficiency during the erase operation without the degradation of data retention characteristics [3] , [4] . Instead of O/N/O gate dielectrics in the SONOS, BE-SONOS uses O1/N/O2/N/O layers. The bottom O1/N/O2 layers are tunneling dielectrics in the BE-SONOS. If the O1 layer is sufficiently thin enough for direct tunneling of electrons or holes, tunneling distance becomes narrower than that of the SONOS device in which the FN tunneling is used for P/E operations.
In this paper, BE-SONOS is applied on the GAA nanowire structure to take advantages of high tunneling efficiency and field concentration effect for high speed, low power NAND flash memory application as shown in Fig. 1. 
Fabrication Process Flow
The fabrication process flow of the bandgap engineered nanowire (BEN) SONOS memory is illustrated in Fig. 2 . First, oxide and poly Si layers are deposited on a silicon-on-insulator (SOI) substrate. After patterning the active region, deposition and planarization of oxide layer is followed by gate patterning process. The damascene gate process is adopted to make the GAA structure. After dry etch of the planarized oxide and BOX, isotropic wet etch is processed to punch the exposed BOX region under the Si nanowire. Growth of O/N/O/N/O dielectrics using rapid thermal oxidation and LPCVD systems is followed by the gate material (phosphorus-doped poly Si) deposition. The gate is formed through the chemical mechanical polishing (CMP) process of the doped poly Si. For the source/drain ion implantation and activation, the planarized oxide is recessed by the plasma dry etch. The nanowire is protected from the plasma damage by the wire protection layer. Fig. 3(a) shows the E-field applied on O/N/O dielectrics for both planar and GAA structures during the program operation. In case of the GAA structure, much higher E-field is applied on the tunnel oxide while E-field on the block oxide is lower than that of the planar device. When the BE-SONOS is applied on the GAA structure, the field concentration effect is still observed as shown in Fig. 3(b) . Especially, the E-field across the gate dielectrics in the BEN-SONOS device is higher than that of the GAA SO-NOS device due to the higher dielectric constant of nitride than oxide in the tunnel dielectrics. Therefore, applied bias on the gate for the program operation can be reduced.
Results and Discussion
Moreover 
Conclusions
The BEN-SONOS device is introduced and fabricated for high speed, low power NAND flash memory application. Through the direct tunneling of electrons/holes by bandgap engineering of tunnel dielectrics, program/erase speed is enhanced. By applying the BE-SONOS on the GAA structure, field concentration effect can be achieved at low operation bias conditions. Program/erase properties are measured in the fabricated BEN-SONOS device showing fast transient characteristics. The nanowire is protected from the plasma damage using the protection layer as illustrated in Fig. 2 (e). 
